Image Processing Applications using an Associative Processor Array
نویسندگان
چکیده
It was decided to implement the FFT on GLiTCH because it is both a useful routine for image processing and also very computationally demanding. When implemented on an array processor, the FFT serves as a good test of the mathematic and data movement capabilites of the machine. Given that GLiTCH is restricted on memory size, and is also only a pseudo-2D array, it was felt that the 2D FFT would serve as a good all-round test.
منابع مشابه
Associative Processor Arrays: Simulation and Performance Estimates for Image Processing
The SCAPE chip, as an example of an associative processor array, is described; performance and algorithm details are given. The difficulties which were encountered when designing a SCAPE test-bed are stated and SCAPE is compared with a number of other image processing chips and system designs. The knowledge gained from this work is then used to suggest improvements in the design of VLSI associa...
متن کاملAssociative architecture for fast DCT
This paper discusses an associative processor architecture designed to meet the demands of real-time image processing applications. In a single chip, this architecture provides thousands of processors one for each pixel, in the form of associative memory. This paper focuses on a generic, proprietary associative processor architecture and discusses implcmcnting the discrete cosine transform (DCT...
متن کاملAn Associative Processor Array Designed for Computer Vision
The architecture of a new associative processor array chip, GLiTCH, is outlined. The suitability of such arrays for image processing and computer vision work is stressed, and a general purpose vision processing module, currently being designed, is described. Effective programming of bit-serial procssor arrays requires an efficient library of low-level routines, especially for operations such as...
متن کاملProcessor Array Requirements for Advanced Image Processing: Theory and Experiment
Two topics are described. The first is the use of connection or reachability matrices as pictorial aids in the investigation of fixed-geometry processor arrays. Matrices are shown for mesh and hypercube arrays and also for a connection topology which is based on hashing. The second topic is an explanation why Hopfield-style associative memories exhibit large variations in the recall strength of...
متن کاملA Scalable Pipelined Associative SIMD Array with Reconfigurable PE Interconnection Network for Embedded Applications
This paper describes the FPGA implementation of a specialized SIMD processor array for embedded applications. An alternative to traditional SoC or MPSoC architectures, this array combines the massive parallelism inherent in SIMD architectures with the search capabilities of associative computing, producing a SIMD Processor Array System on a Chip (PASoC) well suited for applications such as data...
متن کامل